

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/621,870	(07/17/2003	Yong-Soo Kim	51876P358	1746
8791	7590	09/22/2004		EXAMINER	
		OFF TAYLOR &	KENNEDY, JENNIFER M		
	12400 WILSHIRE BOULEVARD SEVENTH FLOOR				PAPER NUMBER
LOS ANGE	LES, CA	A 90025-1030		2812	,
				DATE MAILED: 09/22/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/621,870	KIM, YONG-SOO					
Office Action Summary	Examiner	Art Unit					
	Jennifer M. Kennedy	2812					
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet wi	th the correspondence address					
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATION Extensions of time may be available under the provisions of 37 Clafter SIX (6) MONTHS from the mailing date of this communication If the period for reply specified above, the maximum statutory properties of the period for reply is specified above, the maximum statutory properties of the period for reply within the set or extended period for reply will, by any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a reson. a reply within the statutory minimum of thirty eriod will apply and will expire SIX (6) MON statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on	30 June 2004.						
	This action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ☐ Claim(s) 1.3-8 and 10-16 is/are pending in 4a) Of the above claim(s) is/are with 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1.3-8 and 10-16 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction a	hdrawn from consideration.						
Application Papers							
9) The specification is objected to by the Exa	miner.						
10)⊠ The drawing(s) filed on 17 July 2003 is/are)⊠ The drawing(s) filed on <u>17 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to	the drawing(s) be held in abeyan	ce. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the							
Priority under 35 U.S.C. § 119							
12) △ Acknowledgment is made of a claim for for a) △ All b) ☐ Some * c) ☐ None of: 1. △ Certified copies of the priority docur 2. ☐ Certified copies of the priority docur 3. ☐ Copies of the certified copies of the application from the International But * See the attached detailed Office action for a	ments have been received. ments have been received in A priority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage					
Attachment(s)							
1) Notice of References Cited (PTO-892)	. 4) Interview S	ummary (PTO-413)					
Notice of Draftsperson's Patent Drawing Review (PTO-948 Information Disclosure Statement(s) (PTO-1449 or PTO/SI Paper No(s)/Mail Date)/Mail Date^. formal Patent Application (PTO-152) 					

Art Unit: 2812

DETAILED ACTION

Claim Objections -

Claim 1 objected to because of the following informalities: In line 3 of the claim applicant amended the claim to state that the lower electrode is constituted with a silicon oxide layer. The examiner believes this recitation includes a typographical error. The examiner notes that the lower electrode is disclosed as being formed on a silicon oxide layer, but not disclosed as being constituted of a silicon oxide layer. The lower electrode is, however, disclosed, and originally claimed, as constituted of a silicon layer (polysilicon). The examiner will examine the claims as originally written, wherein the lower electrode is constituted with a silicon layer.

Further, in lines 8-11 of claim 1, the Applicant recites forming an aluminum oxide film "by using an ALD method to reduce incubation time required for the formation of the Al_2O_3 film and to remove metallic cluster formed at an interface between the Al_2O_3 film and the silicon oxide layer". The examiner reads this limitation to mean that it is the formation of the aluminum oxide by ALD that results in the reduction of the incubation time required for the formation of the Al_2O_3 film and removal of the metallic cluster formed at an interface between the Al_2O_3 film and the silicon oxide layer. The specification however, on page 10, lines 22-25 discusses that it is the formation of the uniform silicon oxide layer that allows for these benefits. The examiner requests clarification.

To remedy the contradiction explained above the examiner suggests the following language:

Art Unit: 2812

forming an aluminum oxide (Al₂O₃) film on the silicon oxide layer by using an ALD method:

wherein the method of forming the uniform silicon oxide layer and the aluminum oxide film reduces the incubation time required for the formation of the Al_2O_3 film and prevents metallic clusters from forming at an interface between the Al_2O_3 film and the silicon oxide layer; and

Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3, 10, and 14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Haukka et al. (U.S. Patent Appl. 2003/0049942) in view of Lee (U.S. Patent No. 6,355,519).

In re claim 1, Haukka et al. disclose the method including:

forming a lower electrode constituted with a silicon layer on a semiconductor substrate by a predetermined process on which a predetermined process has been

Art Unit: 2812

completed (see paragraph [0068] and Figure 1, wherein the examiner considered the predetermined process that has been completed the cleaning of the substrate);

forming a uniform silicon oxide layer (30, see paragraph [0029] and [0040]) on the lower electrode by performing an atomic layer deposition (ALD) process;

forming an aluminum oxide (Al_2O_3) film on the silicon oxide layer (see [0041], [0043], [0048]-[0056] and Table 1) by using an ALD method to reduce incubation time required for the formation of the Al_2O_3 film and to remove metallic cluster formed at an interface between the Al_2O_3 film and the silicon oxide layer .

Haukka et al. does not explicitly disclose that the method is performed to reduce incubation time required for the formation of the Al_2O_3 film and to remove metallic cluster formed at an interface between the Al_2O_3 film and the silicon oxide layer, however the examiner asserts that this benefit is inherent in the process of Haukka et al. As pointed about above, the specification of the instant application on page 10, lines 22-25, discusses that it is the formation of the uniform silicon oxide layer that allows for these benefits. It is submitted that the process of forming a silicon oxide by ALD would create a uniform silicon oxide layer. Further, the examiner notes that the method of Haukka et al. of forming a silicon oxide layer by ALD and then a subsequent Al_2O_3 film by ALD is identical to the method of the instant application, and thus, the result of the formation would be the same (i.e. reduction of the incubation time required for the formation of the Al_2O_3 film and the removal of metallic clusters formed at an interface between the Al_2O_3 film and the silicon oxide layer).

Art Unit: 2812

Haukka et al. does not disclose the method wherein the Al₂O₃ film is crystallized by carrying out a heat treatment process. Lee discloses the method of crystallizing a Al₂O₃ film by a heat treatment process (see column 4, line 60 through column 5, line 27). It would have been obvious to one of ordinary skill in the art at the time the invention was made to crystallize the Al₂O₃ film by a heat treatment process because as Lee teaches it improves the dielectric characteristic.

In re claim 3, Haukka et al. disclose the method wherein the silicon oxide layer is formed by using an in-situ method or an ex-situ method (see paragraph [0067]).

In re claim 10, Haukka et al. disclose the method wherein $Al(CH_3)_3$, which is trimethylaluminum (TMA), is used as an aluminum source, and one of H_2O , O_3 , and H_2O_2 is used as a reaction source during the ALD process to form the Al_2O_3 film (see [0041], [0043], [0048]-[0056] and Table 1).

In re claim 14, Lee discloses the method wherein the heat treatment process is carried out at a temperature greater than 600 °C and in an N₂ or O₂ ambient.

In re claim 15, Lee discloses the method wherein the heat treatment process is carried out by using a furnace annealing process or a rapid thermal process (RTP)

In re claim 16, Haukka et al. does not disclose the method wherein an upper electrode constituted with a metal layer, a silicon layer or a metal layer/silicon layer is formed on an area of the crystallized Al₂O₃ film.

Art Unit: 2812

Lee discloses the method wherein an upper electrode (23) constituted with a metal layer; a silicon layer or a metal layer/silicon layer is formed on an area of the crystallized Al₂O₃ film (see column 5, lines 34-36, and column 4, lines 15-20). It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the upper electrode of a silicon layer (polysilicon) since it is a conductive layer that allows for complete formation of the capacitor structure. Further, utilizing silicon, the same material as that of the lower electrode, reduces the complexity of the formation of the capacitor since common process conditions and apparatus may be used for both upper and lower electrodes.

Claims 4-5 and 7-8, are rejected under 35 U.S.C. 103(a) as being unpatentable over Haukka et al. (U.S. Patent Appl. 2003/0049942) and Lee (U.S. Patent No. 6,355,519) in view of Klaus et al. (U.S. Patent No. 6,090,442).

In re claims 4 and 5, Haukka et al. and Lee disclose the method as claimed and rejected above, but do not disclose the particulars of the method of forming the silicon oxide, including wherein the silicon source selected from the group of SiCl₄, DCS, and HCD and a reaction source selected from a group consisting of H₂O, O₃, and H₂O₂ are used to form the silicon oxide, and wherein pyridine acting as a catalyst is used when the silicon source and the reaction source are supplied during the ALD process.

Klaus et al. disclose the method wherein the silicon source selected from the group of SiCl₄, DCS, and HCD and a reaction source selected from a group consisting

Art Unit: 2812

of H_2O , O_3 , and H_2O_2 are used to form the silicon oxide, and wherein pyridine acting as a catalyst is used when the silicon source and the reaction source are supplied during the ALD process (see column 5, lines 5-40).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the silicon oxide of Haukka et al. by the method of Klaus et al. because as Klaus et al. discloses the method allows for a low temperature deposition process (see column 10, lines 20-25) which will reduce the thermal budget of forming the capacitor.

In re claim 7, Klaus et al. discloses the method wherein the silicon oxide layer is formed at a low temperature less than about 200 °C (see column 5, lines 5-40, and column 10, lines 20-25).

In re claim 8, Haukka et al. discloses the method wherein a thickness of the silicon oxide is less than about 10 angstroms (see paragraph [0029]).

Claims 4 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Haukka et al. (U.S. Patent Appl. 2003/0049942) and Lee (U.S. Patent No. 6,355,519) in view of Tera et al. (U.S. Patent Appl. 2001/0031379).

In re claim 4 and 6, Haukka et al. and Lee disclose the method as claimed and rejected above, but do not disclose the particulars of the method of forming the silicon oxide, including wherein the silicon source selected from the group of SiCl₄, DCS, and HCD and a reaction source selected from a group consisting of H₂O, O₃, and H₂O₂ are

Art Unit: 2812

used to form the silicon oxide and wherein each of a supply time and a purge time for the silicon source and the reaction source is less than 10 seconds respectively.

Tera et al. disclose the method wherein silicon source selected from the group of SiCl₄, DCS, and HCD and a reaction source selected from a group consisting of H₂O, O₃, and H₂O₂ are used to form the silicon oxide and wherein each of a supply time and a purge time for the silicon source and the reaction source is less than 10 seconds respectively (see Figure 12, and [0104]).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the silicon oxide layer by the method of Tera et al. because as Tera et al. teaches it allows for a uniform thin dielectric layer of silicon oxide with excellent step coverage (see paragraph [0008] and [0044]) which is desirable in capacitor fabrication.

Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Haukka et al. (U.S. Patent Appl. 2003/0049942) and Lee (U.S. Patent No. 6,355,519) in view of Sarigiannis et al. (U.S. Patent Appl. 2004/0033688).

In re claim 11, Haukka et al. and Lee disclose the method as claimed and rejected above, but do not disclose wherein plasma is used as the energy source during the ALD process to form the Al_2O_3 film.

Sarigiannis et al. discloses the method of utilizing plasma in formation of an Al_2O_3 film by ALD (see paragraph [0017] and [0027]).

Application/Control Number: 10/621,870 Page 9

Art Unit: 2812

It would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize plasma in the formation of the Al_2O_3 film in the method of Haukka et al. because adding plasma, as known in the art, reduces the temperature at which the reactions will occur, thus allowing for reduction of the thermal budget of the capacitor.

In re claim 12, Haukka et al., Lee and Sarigiannis et al. do not disclose the method wherein the ALD process to form the Al₂O₃ film is carried out at a room temperature or at a temperature of about 500 °C. The examiner notes that 400°C is considered to be "about 500°C", especially in light of the specification (page 10, lines 9-13), in which the Applicant defines about 500°C to be from a range of about 200°C to about 500°C. Furthermore, the examiner notes that Applicant does not teach that a temperature of "about 500°C" solves any stated problem or is for any particular purpose. Therefore, this temperature lacks criticality in the claimed invention. Haukka et al. teaches the same method at a temperature of about 400°C (see paragraph [0048]). Thus, it would have been obvious to one of ordinary skill in the art to perform steps at "about 500°C" since the invention would perform equally well whether at 400°C or "about 500°C" to provide a temperature capable of forming a high-k dielectric by an ALD process without increasing the thickness of the interfacial dielectric layer (see paragraph [0048]), and because it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233, MPEP 2144.05 II A.

Art Unit: 2812

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Haukka

et al. (U.S. Patent Appl. 2003/0049942) and Lee (U.S. Patent No. 6,355,519) in view of

Raaijmakers et al. (U.S. Patent Appl. 2001/0024387).

Haukka et al. and Lee disclose the method as claimed and rejected above, but

do not disclose the method wherein a thickness of the Al₂O₃ film is less than about 100

angstroms. Raaijmakers et al. discloses the method of forming an Al₂O₃ film to a

thickness of less than about 100 angstroms (see paragraph [0083]).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the film of Haukka et al. to a thickness of less than about 100 angstroms, because, as Raaijmakers et al. teaches 100 angstroms allows for a sufficiently thick metal oxide that avoids leakage during memory cell operation and allows for near perfect step coverage which is desirable in high surface area, high aspect ratio, capacitor fabrication (see paragraph [0083]).

Response to Arguments

Applicant's arguments filed June 30, 2004 have been fully considered but they are not persuasive.

Applicant argues that none of the references, singly or in combination recite forming an aluminum oxide (Al_2O_3) film on the silicon oxide by using an ALD method to reduce incubation time required for the formation of the Al_2O_3 film and to remove metallic cluster formed at an interface between the Al_2O_3 film and the silicon oxide layer.

Haukka et al. does not explicitly disclose that the method is performed to reduce incubation time required for the formation of the Al₂O₃ film and to remove metallic

Art Unit: 2812

cluster formed at an interface between the Al₂O₃ film and the silicon oxide layer, however the examiner asserts that this benefit is inherent in the process of Haukka et al. As pointed about above, the specification of the instant application on page 10, lines 22-25, discusses that it is the formation of the uniform silicon oxide layer that allows for these benefits. It is submitted that the process of forming a silicon oxide by ALD would create a uniform silicon oxide layer. Further, the examiner notes that the method of Haukka et al. of forming a silicon oxide layer by ALD and then a subsequent Al₂O₃ film by ALD is identical to the method of the instant application, and thus, the result of the formation would be the same (i.e. reduction of the incubation time required for the formation of the Al₂O₃ film and the removal of metallic clusters formed at an interface between the Al₂O₃ film and the silicon oxide layer).

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Nguyen (U.S. Patent No. 6,689,220) discloses that plasma enhanced ALD allows for a reduced temperature requirement (see column 2, lines 32-40).

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

Art Unit: 2812

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jennifer M. Kennedy whose telephone number is (571) 272-1672. The examiner can normally be reached on Mon.-Fri. 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Niebling can be reached on (571) 272-1679. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JW jmk

> John F. Niebling Supervisory Patent Examiner

Technology Center 2800